Novel STT-MRAM-based last level caches for high performance processors using normally-off architectures | IEEE Conference Publication | IEEE Xplore