Performance optimization in FinFET-based circuit using TILOS-like gate sizing | IEEE Conference Publication | IEEE Xplore