ESD protection design for high-speed circuits in nanoscale CMOS process | IEEE Conference Publication | IEEE Xplore