Codes for high performance write and read processes in multi-level NVMs | IEEE Conference Publication | IEEE Xplore