A pipeline architecture with 1-cycle timing error correction for low voltage operations | IEEE Conference Publication | IEEE Xplore