Rethinking Last-level-cache Write-back Strategy for MLC STT-RAM Main Memory with Asymmetric Write Energy | IEEE Conference Publication | IEEE Xplore