Fault detection in multiple valued logic circuits | IEEE Conference Publication | IEEE Xplore