A CMOS quaternary threshold logic full adder circuit with transparent latch | IEEE Conference Publication | IEEE Xplore