4-valued BiCMOS circuits for the transmission system of a massively parallel architecture | IEEE Conference Publication | IEEE Xplore