A design of multiple-valued logic neuron | IEEE Conference Publication | IEEE Xplore