Multiple-valued programmable logic array minimization by simulated annealing | IEEE Conference Publication | IEEE Xplore