Experiences of parallel processing with direct cover algorithms for multiple-valued logic minimization | IEEE Conference Publication | IEEE Xplore