Parallel hardware algorithms with redundant number representations for multiple-valued arithmetic VLSI | IEEE Conference Publication | IEEE Xplore