Design of set-valued logic networks for wave-parallel computing | IEEE Conference Publication | IEEE Xplore