Gate model networks for minimization of multiple-valued logic functions | IEEE Conference Publication | IEEE Xplore