Full sensitivity and test generation for multiple-valued logic circuits | IEEE Conference Publication | IEEE Xplore