Design of multiple-valued linear digital circuits for highly parallel k-ary operations | IEEE Conference Publication | IEEE Xplore