Digital circuit verification using partially-ordered state models | IEEE Conference Publication | IEEE Xplore