On input permutation technique for multiple-valued logic synthesis | IEEE Conference Publication | IEEE Xplore