The high speed ternary logic gates based on the multiple /spl beta/ transistors | IEEE Conference Publication | IEEE Xplore