Low-energy logic circuit techniques for multiple valued logic | IEEE Conference Publication | IEEE Xplore