Design of highly parallel linear digital circuits based on symbol-level redundancy | IEEE Conference Publication | IEEE Xplore