Multiple-junction surface tunnel transistors for multiple-valued logic circuits | IEEE Conference Publication | IEEE Xplore