Multiple-valued logic minimization by genetic algorithms | IEEE Conference Publication | IEEE Xplore