Supplementary symmetrical logic circuit structure | IEEE Conference Publication | IEEE Xplore