Fault characterization and testability considerations in multi-valued logic circuits | IEEE Conference Publication | IEEE Xplore