Synthesis of multiple-valued arithmetic circuits using evolutionary graph generation | IEEE Conference Publication | IEEE Xplore