Logic for static hazard detection of multiple-valued logic circuits with TSUM, MIN, and Literals | IEEE Conference Publication | IEEE Xplore