We present the concept of a multi-valued logic simulator for bridging faults in sequential circuits. Different models for the handling of intermediate values in flip flops on the digital design level can be integrated and result in an expected realistic behavior area for bridging faults. Several experimental results are given to underline properties and advantages of the simulation technique.