MVL circuit design and characterization at the transistor level using SUS-LOC | IEEE Conference Publication | IEEE Xplore