Complementary self-biased scheme for the robust design of CMOS/SET hybrid multi-valued logic | IEEE Conference Publication | IEEE Xplore