A systolic parallel multiplier over GF(3/sup m/) using neuron-MOS DLC [down-literal circuit] | IEEE Conference Publication | IEEE Xplore