Multiple-valued logic approach for a systolic AB/sup 2/ circuit in Galois field | IEEE Conference Publication | IEEE Xplore