Multiple-Valued Logic Circuits Design Using Negative Differential Resistance Devices | IEEE Conference Publication | IEEE Xplore