Algorithm-Level Optimization of Multiple-Valued Arithmetic Circuits Using Counter Tree Diagrams | IEEE Conference Publication | IEEE Xplore