Quaternary Addition Circuits Based on SUSLOC Voltage-Mode Cells and Modeling with SystemVerilog© | IEEE Conference Publication | IEEE Xplore