A Synthesis Flow for Sequential Reversible Circuits | IEEE Conference Publication | IEEE Xplore