An Area-Efficient Multiple-Valued Reconfigurable VLSI Architecture Using an X-Net | IEEE Conference Publication | IEEE Xplore