Synthesis of Balanced Ternary Reversible Logic Circuit | IEEE Conference Publication | IEEE Xplore