Design Methodologies for Ternary Logic Circuits | IEEE Conference Publication | IEEE Xplore