Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic | IEEE Conference Publication | IEEE Xplore