Extreme Low Power Technology using Ternary Arithmetic Logic Circuits via Drastic Interconnect Length Reduction | IEEE Conference Publication | IEEE Xplore