Optimizing Sub bytes and Mix Column to improve performance of AES in Virtex 7 FPGA | IEEE Conference Publication | IEEE Xplore