Design of timing-error-resilient systolic arrays for matrix multiplication | IEEE Conference Publication | IEEE Xplore