Temperature-aware energy minimization of 3D-stacked L2 DRAM cache through DVFS | IEEE Conference Publication | IEEE Xplore