Integration of dual channel timing formatter system for high speed memory test equipment | IEEE Conference Publication | IEEE Xplore