Configuration memory size reduction of a Dynamically Reconfigurable Processor based on a register-transfer-level packet data transfer scheme | IEEE Conference Publication | IEEE Xplore