Design of high-linearity delay detection circuit for 10-Gb/s communication system in 65-nm CMOS | IEEE Conference Publication | IEEE Xplore