Design of pseudo-random bit sequence generator with adjustable sinusoidal jitter | IEEE Conference Publication | IEEE Xplore