Implementation of a low-overhead processing-in-memory architecture | IEEE Conference Publication | IEEE Xplore